UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,369	09/28/2001	Kiichiro Iga	108075-00069	2231

7590 12/03/2004	EXAMINER
ARENT FOX KINTNER PLOTKIN & KAHN, PLLC	YIGDALL, MICHAEL J

ART UNIT	PAPER NUMBER
2122	

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W., Suite 600
Washington, DC 20036-5339

DATE MAILED: 12/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	**Applicant(s)**	
Office Action Summary	09/964,369	IGA, KIICHIRO	
	Examiner	**Art Unit**	
	Michael J. Yigdall	2122	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
 Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on <u>02 September 2004</u>.

2a)☒ This action is **FINAL.**   2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) <u>*1-18*</u> is/are pending in the application.

 4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) <u>*1-18*</u> is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☒ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on <u>*28 September 2001*</u> is/are: a)☐ accepted or b)☒ objected to by the Examiner.

 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

 a)☐ All b)☐ Some * c)☐ None of:

 1.☐ Certified copies of the priority documents have been received.

 2.☐ Certified copies of the priority documents have been received in Application No. _____.

 3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

 * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)	4) ☐ Interview Summary (PTO-413)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) ☐ Notice of Informal Patent Application (PTO-152)
Paper No(s)/Mail Date _____	6) ☐ Other: _____.

DETAILED ACTION

1.   Applicant's amendment and response filed on September 2, 2004 has been fully

considered. Claims 1-18 are now pending.

Response to Arguments

2.   Applicant's arguments have been fully considered but they are not persuasive.

3.   Applicant contends that Kanzaki does not teach or suggest receiving only an absolute

branching destination as branching address information from the processing unit and storing the

absolute branching destination address in the buffer circuit (Applicant's remarks, page 13, third

paragraph). Similarly, Applicant contends that neither Kanzaki nor Bridges teaches receiving

only an absolute branching destination address as branching address information from a

processing unit to a determination circuit (Applicant's remarks, page 14, last paragraph).

However, Kanzaki expressly discloses that the branching destination address may be

output from the CPU as an absolute address (column 8, line 62 to column 9, line 4). It would be

apparent to one of ordinary skill in the art that when the CPU provides the branching address

information as an absolute address, this absolute branching destination address is the only such

branching address information that would be received.

Drawings

4.   The objection to the drawings set forth in the previous Office action is withdrawn in view

of the replacement sheet for Figure 3.

5.   However, the drawings are objected to because of additional typographical errors, such as

"Branching *Desitination* Address Output" in Figure 1 (emphasis added). Applicant is kindly

asked for cooperation in finding and correcting any such errors.

6.   Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to

the Office action to avoid abandonment of the application. Any amended replacement drawing

sheet should include all of the figures appearing on the immediate prior version of the sheet,

even if only one figure is being amended. The figure or figure number of an amended drawing

should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure

must be removed from the replacement sheet, and where necessary, the remaining figures must

be renumbered and appropriate changes made to the brief description of the several views of the

drawings for consistency. Additional replacement sheets may be necessary to show the

renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement

Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the

drawing figures. If the changes are not accepted by the examiner, the applicant will be notified

and informed of any required corrective action in the next Office action. The objection to the

drawings will not be held in abeyance.

Specification

7.   The objection to the abstract is withdrawn in view of Applicant's remarks (page 12).

8.   The disclosure is objected to because it appears as though the term "designation address"

was perhaps intended to be --destination address-- in numerous instances throughout the

specification. For example, pages 9 and 10 refer to both the "eighth branching *designation*

address BADR7" and the "eighth branching *destination* address BADR7" (emphasis added).

Likewise, Figure 2 illustrates an "Absolute Branching *Designation* Address ABADR" and a

"Relative Branching *Designation* Address RBADR" fed to a "Branching *Destination* Address

Storage Buffer Circuit" (emphasis added). Clarification or correction is requested.

Claim Rejections - 35 USC § 103

9.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in
> section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are
> such that the subject matter as a whole would have been obvious at the time the invention was made to a person
> having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the
> manner in which the invention was made.

10.   Claims 1, 4, 7-9 and 12-18 are rejected under 35 U.S.C. 103(a) as being unpatentable

over U.S. Pat. No. 6,633,973 to Kanzaki (art of record, "Kanzaki" herein).

With respect to claim 1 (currently amended), Kanzaki discloses a method for generating

trace information of an information processing device (see, for example, the title and abstract),

wherein the information processing device includes a processing unit and an interface device

(see, for example, column 7, lines 1-9, which shows a CPU and an interface device for output),

wherein the processing unit generates operational information when branching occurs during

processing (see, for example, column 7, lines 19-26, which shows the CPU generating a control

signal when branching occurs), and wherein the interface device has a buffer circuit for receiving

the operational information of the branching from the processing unit (see, for example, column

7, lines 1-9, which shows a trace memory or buffer for storing event information), the method comprising the steps of:

(a) receiving only an absolute branching destination as branching address information from the processing unit and storing the absolute branching destination address in the buffer circuit (see, for example, column 7, line 63 to column 8, line 6, which shows storing the branching destination address in the trace memory or buffer, and column 8, line 62 to column 9, line 4, which shows that the branching destination may be received as an absolute address).

Note that it would be apparent to one of ordinary skill in the art that when the branching address information is provided as an absolute address (see, for example, column 8, line 62 to column 9, line 4), the absolute branching destination address is the only such branching address information that would be received.

Kanzaki further discloses the steps of:

(b) generating a flag based on the absolute branching destination address (see, for example, column 7, lines 19-26, which shows generating a status flag based on a branching event); and

Kanzaki discloses generating an absolute branching destination address based on a relative address (see, for example, column 8, lines 38-46), but does not expressly disclose the step of:

(c) generating a relative branching destination address based on the stored absolute branching destination address.

However, the correlation between an absolute address and a relative address is known in the art, and it is known that one such address can be determined based on the other (see, for

example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are needed to represent a relative address than are needed to represent an absolute address (see, for example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Kanzaki to generate a relative branching destination address based on the stored absolute branching destination address, so as to represent the address using a fewer number of bits, as taught by Kanzaki.

Kanzaki further discloses the step of:

(d) outputting, based on the flag, either one of the absolute branching destination address and the relative branching destination address (see, for example, column 8, lines 14-21, which shows outputting the status flag and the branching destination address).

With respect to claim 4 (currently amended), Kanzaki discloses an information processing device (see, for example, the title and abstract) comprising:

(a) a determination circuit for receiving only an absolute branching destination address as branching address information from a processing unit and for comparing a formerly generated absolute branching destination address and a subsequently generated absolute branching destination address and generating a flag in accordance with comparison result (see, for example, circuit 31 in FIG. 1 and column 7, lines 27-30, which shows determining the address generated by a CPU, and column 7, lines 19-26, which shows generating an associated status flag; also see, for example, column 8, line 62 to column 9, line 4, which shows that the branching destination address may be received from the CPU as an absolute address).

Note that it would be apparent to one of ordinary skill in the art that when the branching

address information is provided as an absolute address (see, for example, column 8, line 62 to

column 9, line 4), the absolute branching destination address is the only such branching address

information that would be received.

Kanzaki further discloses:

(b) a buffer circuit connected to the determination circuit for sequentially associating the

absolute branching destination address with the flag, sequentially storing the associated absolute

branching destination address and the flag, and outputting the absolute branching destination

address and the flag in order stored (see, for example, trace memory 43 in FIG. 1 and column 7,

lines 1-9, which shows a buffer for storing event information; also see, for example, column 7,

line 63 to column 8, line 6, which shows storing the branching destination address and the status

flag in the buffer, and column 8, lines 14-21, which shows outputting the status flag and the

branching destination address, in order); and

(c) an output circuit connected to the buffer circuit, wherein the output circuit outputs,

based on the flag, either one of the absolute branching destination address and the relative

branching destination address (see, for example, trace circuit 44 in FIG. 1 and column 8, lines

14-21, which shows outputting the status flag and the branching destination address).

Kanzaki discloses generating an absolute branching destination address based on a

relative address (see, for example, column 8, lines 38-46), but does not expressly disclose the

limitation of part (c) above wherein the output circuit is for generating a relative branching

destination address based on the stored absolute branching destination address.

However, the correlation between an absolute address and a relative address is known in the art, and it is known that one such address can be determined based on the other (see, for example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are needed to represent a relative address than are needed to represent an absolute address (see, for example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Kanzaki to generate a relative branching destination address based on the stored absolute branching destination address, so as to represent the address using a fewer number of bits, as taught by Kanzaki.

With respect to claim 7 (original), Kanzaki discloses computing an absolute value based on a formerly generated absolute address and a subsequently generated relative address received from the processing unit (see, for example, column 8, lines 38-46), but does not expressly disclose the limitation wherein the determination circuit computes a relative value between the formerly generated absolute branching destination address which is most recently stored in the buffer circuit and the subsequently generated absolute branching destination address received from the processing unit.

However, the correlation between an absolute address and a relative address is known in the art, and it is known that one such address can be determined based on the other (see, for example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are needed to represent a relative address than are needed to represent an absolute address (see, for example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the

invention was made to modify the system of Kanzaki to compute a relative branching destination

address based on absolute addresses, so as to represent the address using a fewer number of bits,

as taught by Kanzaki.

Although Kanzaki further discloses outputting the status flag and the branching

destination address (see, for example, column 8, lines 14-21), Kanzaki does not expressly

disclose the limitation wherein the determination circuit generates a first flag to output the

absolute branching destination address from the output circuit when the relative value is included

in a predetermined range, and generates a second flag to output the relative branching destination

address from the output circuit when the relative value is not included in the predetermined

range.

However, flags generated as a result of a computation are well known in the art. For

example, it is known that an overflow bit or flag may be set when a computed value is outside of

a predetermined range. When the computed value is within the predetermined range, the

overflow flag would be cleared, or an alternative flag may be set. An example of such a

predetermined range known in the art is the range of values that may be represented using a

given number of bits.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the

invention was made to generate flags in the Kanzaki system, so as to indicate, for example,

whether the address computation (see, for example, column 8, lines 38-46) resulted in an

overflow condition.

With respect to claim 8 (original), Kanzaki further discloses the limitation wherein the output circuit includes:

(a) an absolute address buffer connected to the buffer circuit for storing a first absolute branching destination address received from the buffer circuit (see, for example, column 7, line 63 to column 8, line 6, which shows storing the branching destination address in the trace memory or buffer; also see, for example, column 8, lines 23-25, which shows storing absolute addresses).

Kanzaki discloses computing an absolute branching destination address by subtracting a second relative address from a first absolute address (see, for example, column 8, lines 38-46), but does not expressly disclose:

(b) a subtraction circuit connected to the absolute address buffer and the buffer circuit for computing an relative branching destination address using the first absolute branching destination address and a second absolute branching destination address, which is next output from the buffer circuit after the first absolute branching destination address.

However, the correlation between an absolute address and a relative address is known in the art, and it is known that one such address can be determined based on the other (see, for example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are needed to represent a relative address than are needed to represent an absolute address (see, for example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Kanzaki to compute a relative branching destination

address based on absolute addresses, so as to represent the address using a fewer number of bits,

as taught by Kanzaki.

Kanzaki further discloses:

(c) a relative address buffer connected to the subtraction circuit for storing the relative

branching destination address (see, for example, column 7, line 63 to column 8, line 6, which

shows storing the branching destination address in the trace memory or buffer; also see, for

example, column 8, lines 23-25, which shows storing relative addresses); and

(d) a serial-conversion circuit connected to the absolute address buffer and the relative

address buffer for serial-converting either one of the first absolute branching destination address

and the relative branching destination address and for thereafter outputting the serial-converted

branching destination address (see, for example, column 8, lines 7-21, which shows outputting

the branching destination address sequentially on a 4-bit terminal in tune with clock and

synchronization signals, which constitutes serial conversion).

With respect to claim 9 (currently amended), Kanzaki discloses an information

processing device (see, for example, the title and abstract) comprising:

(a) a processing unit for generating a branching occurrence signal, an absolute branching

destination address, and a command fetch number each time a branching occurs during

processing (see, for example, CPU 2 in FIG. 7 and column 7, lines 19-30, which shows the CPU

generating a control signal and a branching destination address when branching occurs, and

column 8, line 62 to column 9, line 4, which shows that the branching destination address may be

generated as an absolute address; also see, for example, column 8, lines 33-37, which shows

generating an opcode or command fetch number);

(b) a determination circuit connected to the processing unit for receiving only the absolute branching destination address as branching address information from the processing unit and for comparing a formerly generated absolute branching destination address and a subsequently generated absolute branching destination address and generating a flag in accordance with comparison result (see, for example, circuit 31 in FIG. 1 and column 7, lines 27-30, which shows determining the generated address, and column 7, lines 19-26, which shows generating an associated status flag; also see, for example, column 8, line 62 to column 9, line 4, which shows that the branching destination address may be received from the CPU as an absolute address).

Note that it would be apparent to one of ordinary skill in the art that when the branching address information is provided as an absolute address (see, for example, column 8, line 62 to column 9, line 4), the absolute branching destination address is the only such branching address information that would be received.

Kanzaki further discloses:

(c) a buffer circuit connected to the processing unit and the determination circuit for associating the absolute branching destination address with the flag, sequentially storing the associated absolute branching destination address and the flag, and outputting the absolute branching destination address and the flag in order stored (see, for example, trace memory 43 in FIG. 1 and column 7, lines 1-9, which shows a buffer for storing event information; also see, for example, column 7, line 63 to column 8, line 6, which shows storing the branching destination address and the status flag in the buffer, and column 8, lines 14-21, which shows outputting the status flag and the branching destination address, in order).

Although Kanzaki discloses a command fetch number (see, for example, column 8, lines 33-37), Kanzaki does not expressly disclose the limitation of part (c) above wherein the command fetch number is associated with the absolute branching destination address, sequentially stored, and output in the order stored.

However, Kanzaki does disclose storing an associated status flag with the branching destination address (see, for example, column 7, line 63 to column 8, line 6) and outputting the address and flag in sequential order (see, for example, column 8, lines 14-21), for the purpose of informing an external debugger of a branch trace event (see, for example, column 7, lines 19-26).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to store and output the command fetch number along with the status flag, in the Kanzaki system, for the purpose of providing the additional trace event information to an external debugger.

Kanzaki further discloses:

(d) an output circuit connected to the buffer circuit, wherein the output circuit outputs, based on the flag, either one of the absolute branching destination address and the relative branching destination address (see, for example, trace circuit 44 in FIG. 1 and column 8, lines 14-21, which shows outputting the status flag and the branching destination address).

Kanzaki discloses generating an absolute branching destination address based on a relative address (see, for example, column 8, lines 38-46), but does not expressly disclose the limitation of part (d) above wherein the output circuit is for generating a relative branching destination address based on the stored absolute branching destination address.

However, the correlation between an absolute address and a relative address is known in the art, and it is known that one such address can be determined based on the other (see, for example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are needed to represent a relative address than are needed to represent an absolute address (see, for example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Kanzaki to generate a relative branching destination address based on the stored absolute branching destination address, so as to represent the address using a fewer number of bits, as taught by Kanzaki.

Although Kanzaki further discloses a command fetch number (see, for example, column 8, lines 33-37), Kanzaki does not expressly disclose the limitation of part (d) above wherein the output circuit outputs the command fetch number.

However, Kanzaki does disclose outputting the branching destination address and a status flag (see, for example, column 8, lines 14-21), for the purpose of informing an external debugger of a branch trace event (see, for example, column 7, lines 19-26).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to output the command fetch number along with the status flag, in the Kanzaki system, for the purpose of providing the additional trace event information to an external debugger.

With respect to claim 12 (original), Kanzaki discloses computing an absolute value based on a formerly generated absolute address and a subsequently generated relative address received from the processing unit (see, for example, column 8, lines 38-46), but does not expressly

disclose the limitation wherein the determination circuit computes a relative value between the

formerly generated absolute branching destination address which is most recently stored in the

buffer circuit and the subsequently generated absolute branching destination address received

from the processing unit.

However, the correlation between an absolute address and a relative address is known in

the art, and it is known that one such address can be determined based on the other (see, for

example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are

needed to represent a relative address than are needed to represent an absolute address (see, for

example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the

invention was made to modify the system of Kanzaki to compute a relative branching destination

address based on absolute addresses, so as represent the address using a fewer number of bits , as

taught by Kanzaki.

Although Kanzaki further discloses outputting the status flag and the branching

destination address (see, for example, column 8, lines 14-21), Kanzaki does not expressly

disclose the limitation wherein the determination circuit generates a first flag to output the

absolute branching destination address from the output circuit when the relative value is included

in a predetermined range, and generates a second flag to output the relative branching destination

address from the output circuit when the relative value is not included in the predetermined

range.

However, flags generated as a result of a computation are well known in the art. For

example, it is known that an overflow bit or flag may be set when a computed value is outside of

a predetermined range. When the computed value is within the predetermined range, the overflow flag would be cleared, or an alternative flag may be set. An example of such a predetermined range known in the art is the range of values that may be represented using a given number of bits.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to generate flags in the Kanzaki system, so as to indicate, for example, whether the address computation (see, for example, column 8, lines 38-46) resulted in an overflow condition.

With respect to claim 13 (original), Kanzaki further discloses the limitation wherein the output circuit includes:

(a) an absolute address buffer connected to the buffer circuit for storing a first absolute branching destination address received from the buffer circuit (see, for example, column 7, line 63 to column 8, line 6, which shows storing the branching destination address in the trace memory or buffer; see also column 8, lines 23-25, which shows storing absolute addresses).

Kanzaki discloses computing an absolute branching destination address by subtracting a second relative address from a first absolute address (see column 8, lines 38-46), but does not expressly disclose:

(b) a subtraction circuit connected to the absolute address buffer and the buffer circuit for computing a relative branching destination address using the first absolute branching destination address and a second absolute branching destination address, which is next output from the buffer circuit after the first absolute branching destination address.

However, the correlation between an absolute address and a relative address is known in

the art, and it is known that one such address can be determined based on the other (see, for

example, Kanzaki, column 8, lines 38-46). Kanzaki also teaches that a fewer number of bits are

needed to represent a relative address than are needed to represent an absolute address (see, for

example, column 8, lines 14-21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the

invention was made to modify the system of Kanzaki to compute a relative branching destination

address based on absolute addresses, so as to represent the address using a fewer number of bits,

as taught by Kanzaki.

Kanzaki further discloses:

(c) a relative address buffer connected to the subtraction circuit for storing the relative

branching destination address (see, for example, column 7, line 63 to column 8, line 6, which

shows storing the branching destination address in the trace memory or buffer; also see, for

example, column 8, lines 23-25, which shows storing relative addresses); and

(d) a serial-conversion circuit connected to the absolute address buffer and the relative

address buffer for serial-converting the command fetch number, outputting the serial-converted

command fetch number, serial-converting either one of the first absolute branching destination

address and the relative branching destination address, and outputting the serial-converted

branching destination address (see, for example, column 8, lines 7-21, which shows outputting

the branching destination address sequentially on a 4-bit terminal in tune with clock and

synchronization signals, which constitutes serial conversion).

With respect to claim 14 (currently amended), see Kanzaki as applied to claim 4 above. Claim 14 is recited as an information processing system that is substantially equivalent to the information processing device recited in claim 4.

With respect to claim 15 (new), Kanzaki further discloses a step of storing the flag in the buffer circuit in association with the absolute branching destination address (see, for example, column 7, line 63 to column 8, line 6, which shows storing the status flag in the trace memory or buffer in association with the branching destination address).

With respect to claim 16 (new), Kanzaki further discloses the limitation wherein the absolute branching destination address is generated by the processing unit (see, for example, column 7, lines 27-30, which shows generating a branching destination address by the CPU, and column 8, line 62 to column 9, line 4, which shows that the branching destination address may by generated by the CPU as an absolute address).

With respect to claim 17 (new), Kanzaki further discloses the limitation wherein the absolute branching destination address is generated by the processing unit each time a branching occurs during processing (see, for example, CPU 2 in FIG. 7 and column 7, lines 19-30, which shows the CPU generating a branching destination address when branching occurs, and column 8, line 62 to column 9, line 4, which shows that the branching destination address may by generated by the CPU as an absolute address).

With respect to claim 18 (new), Kanzaki further discloses the limitation wherein the absolute branching destination address is generated by the processing unit (see, for example,

CPU 2 in FIG. 7 and column 7, lines 19-30, which shows the CPU generating a branching

destination address, and column 8, line 62 to column 9, line 4, which shows that the branching

destination address may by generated by the CPU as an absolute address).

11.   Claims 2, 3, 5, 6, 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Kanzaki, as applied to claims 1, 4 and 9 above, respectively, in view of U.S. Pat. No.

5,809,293 to Bridges et al. (art of record, "Bridges" herein).

        With respect to claim 2 (original), Kanzaki does not expressly disclose the steps of:

        (a) deleting a predetermined absolute branching destination address stored in the buffer

circuit when the absolute branching destination addresses fully occupy the buffer circuit; and

        (b) shifting the flag associated with the deleted predetermined absolute branching

destination address to output the absolute branching destination address.

        However, Bridges discloses steps (a) and (b) above in terms of a first in, first out queue

(see, for example, column 2, lines 29-40) for storing trace address information (see, for example,

column 4, lines 61-64). The addresses stored in the FIFO buffer are output to a serialization

circuit (see, for example, column 7, line 59 to column 8, line 5); when the FIFO buffer is full,

addresses are shifted and deleted from the queue one at a time to output the data (see, for

example, column 7, lines 18-22).

        It would have been obvious to one of ordinary skill in the art at the time the invention

was made to delete an address from the Kanzaki buffer and shift the contents of the buffer when

it is full to output that address, as taught by Bridges, in order to effectively prevent any stalling

of the processor (see, for example, Bridges, column 8, lines 3-5).

With respect to claim 3 (original), Kanzaki in view of Bridges further discloses the steps of:

(a) based on the flag, serial-converting either one of the absolute branching destination address and the relative branching destination address (see, for example, Kanzaki, column 8, lines 7-21, which shows outputting the branching destination address sequentially on a 4-bit terminal in tune with clock and synchronization signals, which constitutes serial conversion); and

(b) outputting the serial-converted branching destination address (see, for example, Kanzaki, column 8, lines 7-21, which shows outputting the branching destination address sequentially or serially on a 4-bit terminal in tune with clock and synchronization signals).

With respect to claim 5 (currently amended), Kanzaki does not expressly disclose a control circuit connected the determination circuit and the buffer circuit for deleting a predetermined absolute branching destination address stored in the buffer circuit when the absolute branching destination addresses fully occupy the buffer circuit and for shifting the flag associated with the deleted predetermined absolute branching destination address to output the absolute branching destination address from the output circuit.

However, Bridges discloses the feature above in terms of a first in, first out queue (see, for example, column 2, lines 29-40) for storing trace address information (see, for example, column 4, lines 61-64). The addresses stored in the FIFO buffer are output to a serialization circuit (see, for example, column 7, line 59 to column 8, line 5); when the FIFO buffer is full, addresses are shifted and deleted from the queue one at a time to output the data (see, for example, column 7, lines 18-22).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a control circuit in the system of Kanzaki for deleting an address from the buffer and for shifting the contents of the buffer when it is full to output that address, as taught by Bridges, in order to effectively prevent any stalling of the processor (see, for example, Bridges, column 8, lines 3-5).

With respect to claim 6 (original), Kanzaki does not expressly disclose the limitation wherein the control circuit generates relative branching occurrence state information or absolute branching occurrence state information based on the branching occurrence signal and the flag and generates address deletion state information when an address in the buffer circuit is deleted.

However, Bridges discloses the limitations above in terms of generating state information based on a branch occurrence (see, for example, column 8, lines 11-26) and generating state information when an address in the FIFO buffer is output, i.e. deleted from the buffer (see, for example, column 7, lines 48-56). Such state information enables a user to trace the flow of execution within the processor, including any branches that have occurred (see, for example, column 5, lines 41-58).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to generate the state information taught by Bridges in the system of Kanzaki, for the purpose of enabling a user to trace the flow of execution within the processor.

With respect to claim 10 (original), Kanzaki does not expressly disclose a control circuit connected to the processing unit, the determination circuit, and the buffer circuit for deleting a predetermined absolute branching destination address stored in the buffer circuit when the

absolute branching destination addresses fully occupy the buffer circuit and for shifting the flag

associated with the deleted predetermined absolute branching destination address to output the

absolute branching destination address from the output circuit.

However, Bridges discloses the feature above in terms of a first in, first out queue (see,

for example, column 2, lines 29-40) for storing trace address information (see, for example,

column 4, lines 61-64). The addresses stored in the FIFO buffer are output to a serialization

circuit (see, for example, column 7, line 59 to column 8, line 5); when the FIFO buffer is full,

addresses are shifted and deleted from the queue one at a time to output the data (see, for

example, column 7, lines 18-22).

It would have been obvious to one of ordinary skill in the art at the time the invention

was made to include a control circuit in the system of Kanzaki for deleting an address from the

buffer and for shifting the contents of the buffer when it is full to output that address, as taught

by Bridges, in order to effectively prevent any stalling of the processor (see, for example,

Bridges, column 8, lines 3-5).

With respect to claim 11 (original), Kanzaki does not expressly disclose the limitation

wherein the control circuit generates relative branching occurrence state information or absolute

branching occurrence state information based on the branching occurrence signal and the flag

and generates address deletion state information when an address in the buffer circuit is deleted.

However, Bridges discloses the limitations above in terms of generating state information

based on a branch occurrence (see, for example, column 8, lines 11-26) and generating state

information when an address in the FIFO buffer is output, i.e. deleted from the buffer (see, for

example, column 7, lines 48-56). Such state information enables a user to trace the flow of

execution within the processor, including any branches that have occurred (see, for example,

column 5, lines 41-58).

It would have been obvious to one of ordinary skill in the art at the time the invention

was made to generate the state information taught by Bridges in the system of Kanzaki, for the

purpose of enabling a user to trace the flow of execution within the processor.

Conclusion

12.   Applicant's amendment necessitated the new ground(s) of rejection presented in this

Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a).

Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

13.   Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Michael J. Yigdall whose telephone number is (571) 272-3707.

The examiner can normally be reached on Monday through Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Tuan Q. Dam can be reached on (571) 272-3695. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MY   Michael J. Yigdall
                                      Examiner
                                      Art Unit 2122

mjy

JOHN CHAVIS
PATENT EXAMINER
ART UNIT 2124